No cover image available
Normal view MARC view ISBD view

Hardware thread model for FPGA accelerated freeRTOS / Virgílio André Mendes Cunha; orient. Adriano José da Conceição Tavares

Main Author Cunha, Virgílio André Mendes Secondary Author Tavares, Adriano
Sepúlveda, João
Corporate Author (Secondary) Universidade do Minho. Escola de Engenharia Country Portugal. Publication Guimarães : [s.n.], 2016 Description XII, 87 p. : il. ; 30 cm Dissertation Note or Thesis: CDU 681.3.066 Online resource Acesso livre
Tags from this library: No tags from this library for this title. Log in to add tags.
    average rating: 0.0 (0 votes)
Holdings
Item type Current location Collection Call number Status Date due Barcode Item holds
Monografia Biblioteca da UMinho no Campus de Azurém
Documentos Online + Teses e Dissertações BPG1 681.3.066 - C Available 464325
Total holds: 0

Dissertação mestrado integrado Engenharia Eletrónica Industrial e Computadores Escola de Engenharia da Universidade do Minho 2016

There are no comments for this item.

Log in to your account to post a comment.

Click on an image to view it in the image viewer